Building a Microwave Frequency Synthesizer—Part 4: Improving Performance
- Author:
Alexander Chenakin
This series of articles continues with an analysis of PLL synthesizer design tradeoffs. The simple singleloop PLL synthesizer approach exhibits various limitations and trade-offs. Thus, achieving a good performance combination (e.g., small step size and low phase noise) usually requires more sophisticated solutions. The common design trade-offs as well as various methods to improve synthesizer characteristics are discussed.
Please note:
By downloading a white paper, the details of your profile might be shared with the creator of the content and you may be contacted by them directly.