How to Measure Jitter Induced by PDN Noise

Join Teledyne LeCroy and Professor Eric Bogatin as he discusses and demonstrates how to measure in-circuit jitter caused by PDN power integrity noise and other abnormalities. Clock and data jitter is a serious problem in high-speed serial links and other time sensitive circuits, and we will demonstrate approaches to characterize the sensitivity of clock jitter to power rail abnormalities.