Integrated Device Technology has introduced four high-performance, low-power, LVDS dual-channel fanout buffers, delivering high performance and power savings for system and board designers. Ideal for wireless infrastructure and other communication equipment, the new 1.8 V members of the IDT 8P34S buffer family enable the simultaneous fanout of high-frequency clock and data signals, with very low additive phase jitter of typically less than 45 femtoseconds.
Each of the devices have two independent buffer channels that offers up to eight low-skew outputs. Effective isolation between channels minimizes noise coupling. AC characteristics such as propagation delay are matched between channels.
Delivering up to 50 percent lower power than comparable competitive devices, IDT’s dual-channel buffers allow board designers to reduce power consumption while maintaining clock performance. The buffers also enable engineers to move to lower supply rails in support of deeper submicron silicon processes.
The new devices enable two different signals to be buffered while remaining synchronous with one another; one channel can be used for a clock, the other for a synchronization signal or data, as applicable in device clock and SYSREF signal distribution in JESD204B applications. The power reduction allows higher system packing densities, saves cost in the power supply and cooling, and delivers lower power footprints.
The buffers’ low additive phase jitter, high spurious attenuation and low clock output skew are combined with high clock frequency support. Their compatibility with LVDS devices make them easy to use, and they are compatible in pin and function to equivalent industry standard 2.5 V and 3.3 V parts from IDT.
These new products of the 8P34S buffer family join five previously introduced single-channel members.
